Mailing List Archives
Authenticated access
UW Madison
Computer Sciences Department
Computer Systems Lab
dyninst-api
Archives Mail Index
⇐First Page
←Prev Page
Pages: 1 |
2
|
3
|
4
Next Page→
Last Page⇒
Thread Index
Tuesday, February 11, 2025
[DynInst_API:] [dyninst/dyninst] d535f5: [AMDGPU] Fix build error on clang 15
, Ronak Chauhan
[DynInst_API:] [dyninst/dyninst] 3965c4: [AMDGPU][ELF] Don't use library_adjust
, Ronak Chauhan
Monday, February 10, 2025
[DynInst_API:] [dyninst/dyninst] e7ab33: GithubCI: use spack-provided dyninst when building...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 5b4414: Finish inst-riscv64.C except for emitR
, wxrdnx
Saturday, February 08, 2025
[DynInst_API:] [dyninst/dyninst] f36c61: Finish emit-riscv64.C
, wxrdnx
Friday, February 07, 2025
[DynInst_API:] [dyninst/dyninst] eeac56: Finish emit-riscv64.C
, wxrdnx
Wednesday, February 05, 2025
[DynInst_API:] [dyninst/dyninst] 3375fc: Update comments
, Tim Haines
Tuesday, February 04, 2025
[DynInst_API:] [dyninst/dyninst] f13154: Add RISC-V instruction mnemonics and registers
, wxrdnx
[DynInst_API:] [dyninst/dyninst] 65bc63: Add conditional branch
, wxrdnx
Monday, February 03, 2025
[DynInst_API:] [dyninst/dyninst] 772f5a: Add CMake stub
, wxrdnx
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 0a8d05: Update base registers for AMDGPU (#1868)
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 1d8883: gfx908
, Tim Haines
[DynInst_API:] [dyninst/dyninst] b37d98: Update comments
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 116d98: Add ROSE register tests for aarch64 (#1890)
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 060ce8: Add ROSE register tests for aarch64
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a10a2d: Fix rose register conversion for x86/x86_64 (#1853)
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a47a22: Move .github/README.md into .github/workflows/READ...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] cfbbc7: Correctly handle IP/PC for x86_64
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 121e8a: Add test skeleton
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 49ca93: Rewrite load and store using I-Type and S-Type gen...
, wxrdnx
Sunday, February 02, 2025
[DynInst_API:] [dyninst/dyninst] 1cbe90: Fix wrong indexing order in INSN_SET
, wxrdnx
[DynInst_API:] [dyninst/dyninst] 661884: Rewrite shifts and constants in RISC-V codegen
, wxrdnx
[DynInst_API:] [dyninst/dyninst] 945f3c: Update flag and segment registers
, Tim Haines
[DynInst_API:] [dyninst/dyninst] cad1af: gfx908
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 0714a3: Add ROSE register tests for aarch64
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a5f377: cmake formatting
, Tim Haines
[DynInst_API:] [dyninst/dyninst] d67c49: Treat ppc64 vector registers as FPRs for ROSE
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 37911b: Treat ppc64 vector registers as FPRs for ROSE
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 2c14be: Separate usage of aarch64 pstate and nzcv flag reg...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 608e91: Correctly handle IP/PC for x86_64
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 5db1d0: Add RISC-V Long Branch
, wxrdnx
Saturday, February 01, 2025
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 7471be: Add type queries to MachRegister (#1855)
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 32cb06: isGeneralPurpose - add stub
, Tim Haines
[DynInst_API:] [dyninst/dyninst] bccfa6: Move .github/README.md into .github/workflows/READ...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] f4ae48: Change gregs to __gregs
, wxrdnx
Friday, January 31, 2025
[DynInst_API:] [dyninst/dyninst] 88fc76: Update unit tests
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 37683a: Run cmake-format
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 217ec1: Add DYNINST_CODEGEN_ARCH to cmake
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 5ee27b: Separate usage of aarch64 pstate and nzcv flag reg...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 998af9: Separate usage of aarch64 pstate and nzcv flag reg...
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 6d2f7c: Disable simplifyStack for AMDGPU (#1886)
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] fe164f: Add include guard on top of ppc64_linux
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 077ac0: Fix x86 includes and compile warnings for zeroah
, bbiiggppiigg
⇐First Page
←Prev Page
Pages: 1 |
2
|
3
|
4
Next Page→
Last Page⇒
Thread Index
Mail converted by
MHonArc