Mailing List Archives
Authenticated access
UW Madison
Computer Sciences Department
Computer Systems Lab
dyninst-api
Archives Mail Index
⇐First Page
←Prev Page
Pages:
1
|
2
| 3 |
4
Next Page→
Last Page⇒
Thread Index
Friday, January 17, 2025
[DynInst_API:] [dyninst/dyninst] 13721a: Import unit tests
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] f87bdf: GithubCI: update build scripts (#1873)
, Tim Haines
[DynInst_API:] [dyninst/dyninst] ef2d49: Add missing invalid mnemonics
, Tim Haines
[DynInst_API:] [dyninst/dyninst] fd63c8: GithubCI: update build scripts
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 722daa: Update container
, Tim Haines
[DynInst_API:] [dyninst/dyninst] e5029c: Import unit tests
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 31bbda: isGeneralPurpose - add stub
, Tim Haines
Thursday, January 16, 2025
[DynInst_API:] [dyninst/dyninst] d5bb54: Fix AMDGPU rose to use explicit operands (#1871)
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 071d5e: update comments
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst]
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] 8eff87: Fix AMDGPU rose to use explicit operands
, bbiiggppiigg
[DynInst_API:] [dyninst/dyninst] bc9524: Add missing invalid mnemonics
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 35f2f5: Add Invalid OP entry and handling for AMDGPU
, bbiiggppiigg
[DynInst_API:] Save the date: 2025 Scalable Tools Workshop
, BARTON MILLER
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 649a5b: Use x86_regpos_dword for x86/x86_64 segment register
, Tim Haines
[DynInst_API:] [dyninst/dyninst] c4403c: Correctly handle IP/PC for x86_64
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 7585c0: Preserve full register in AbsRegionConverter::conv...
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 4489cd: Fix ROSE register conversions for aarch64 (#1852)
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 805a95: add RISC-V instruction mnemonics and registers
, wxrdnx
[DynInst_API:] [dyninst/dyninst] b948cb: Change insn_size to is_compressed
, wxrdnx
Wednesday, January 15, 2025
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] f380ec: Use correct ppc32/64 base registers in MachRegiste...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 808f3d: Preserve full register in AbsRegionConverter::conv...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] e5f816: Add executor for aarch64 return instruction (#1861)
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 8d3e37: Preserve full register in AbsRegionConverter::conv...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] fdb3c0: Use correct ppc32/64 base registers in is* checks
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 83556f: Add executor for aarch64 return instruction
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a092b7: Fix rose register conversion for aarch64
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 0256e8: Fix operand fetch in RoseInsnFactory::convert -- B...
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] fae0d4: Fix base register calculation for ppc (#1864)
, Tim Haines
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 5fd776: Update aarch64 flag and pstate registers (#1866)
, Tim Haines
Tuesday, January 14, 2025
[DynInst_API:] [dyninst/dyninst] 4a222d: Make pstate flags 1 bit
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 391bb0: ppc32
, Tim Haines
[DynInst_API:] [dyninst/dyninst] cee7f6: Change aarch64::pstate to FLAG type
, Tim Haines
Monday, January 13, 2025
[DynInst_API:] [dyninst/dyninst]
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 193ea0: Handle all architectures in MachRegister::getSysca...
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a11ded: Add Load Immediate
, wxrdnx
Sunday, January 12, 2025
[DynInst_API:] [dyninst/dyninst] bc6305: Update base registers for amdgpu_gfx908
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 409112: isGeneralPurpose - add stub
, Tim Haines
[DynInst_API:] [dyninst/dyninst] a8fb2f: Use correct ppc32/64 base registers in is* checks
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 352772: Change aarch64::pstate to FLAG type
, Tim Haines
[DynInst_API:] [dyninst/dyninst] 72eded: [AMDGPU][BPatch] Don't create symtab entry for var...
, Ronak Chauhan
⇐First Page
←Prev Page
Pages:
1
|
2
| 3 |
4
Next Page→
Last Page⇒
Thread Index
Mail converted by
MHonArc