Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Tue, 16 Mar 2010 11:22:39 -0500 |
|---|---|
| From: | sparsh mittal ISU <sparsh@xxxxxxxxxxx> |
| Subject: | [Gems-users] Regarding L2 miss rate |
|
Hello List
I searched the previous list postings a lot, however could not definitely find out the answer. I wanted to know about L2 miss rate. Is it simply L2_misses/(L1Imiss+L1Dmiss) or something else?
-- Thanks and Regards Sparsh Mittal |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | Re: [Gems-users] Problem?The switch time will change to 1 cycles (for CPU-0) once all processors have synchronized., Dan Gibson |
|---|---|
| Next by Date: | Re: [Gems-users] Regarding L2 miss rate, Byn Choi |
| Previous by Thread: | [Gems-users] Question about adding a new function unit in opal., litbin |
| Next by Thread: | Re: [Gems-users] Regarding L2 miss rate, Byn Choi |
| Indexes: | [Date] [Thread] |