| Date: | Tue, 16 Mar 2010 07:14:14 -0600 |
|---|---|
| From: | Dan Gibson <degibson@xxxxxxxx> |
| Subject: | Re: [Gems-users] Problem?The switch time will change to 1 cycles (for CPU-0) once all processors have synchronized. |
|
The message you observe means that each processor will continue to run under the old cpu-switch-time for up to (OLD_CPU_SWITCH_TIME-1) instructions. Simics can only change cpu-switch-time between cpu-switch-time quanta. We generally ignore that message. Regards, Dan On Tue, Mar 16, 2010 at 5:03 AM, lopamudra chatterjee <lopamudralopa@xxxxxxxxxxxxxx> wrote: Hi, -- http://www.cs.wisc.edu/~gibson [esc]:wq! |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [Gems-users] Problem?The switch time will change to 1 cycles (for CPU-0) once all processors have synchronized., lopamudra chatterjee |
|---|---|
| Next by Date: | [Gems-users] Regarding L2 miss rate, sparsh mittal ISU |
| Previous by Thread: | [Gems-users] Problem?The switch time will change to 1 cycles (for CPU-0) once all processors have synchronized., lopamudra chatterjee |
| Next by Thread: | [Gems-users] Which matrices should be used to compare CMP coherence protocols?, lopamudra chatterjee |
| Indexes: | [Date] [Thread] |