| Date: | Fri, 11 Feb 2011 10:50:27 +0330 |
|---|---|
| From: | hamid reza khaleghzadeh <khaleghzadeh@xxxxxxxxx> |
| Subject: | [Gems-users] question about Gems |
Hello
I am Hamid Reza Khaleghzadeh. My master thesis is about multi-core
processors, so i need a simulator. I have some questions about
Gems simuator. if possible please answer me.
1- Is any cache cohorency protocol in Gems?
2- does Gems support multi level caches? (L1, L2, L3,memory)?
3- Can Gems run parallel applications that writen in C programming
language and pthread or openMP library?
4- I want to simulate Intel Clovertown proccesor. This processor
includes two dual cores that connected by bus. Can i simulate this
architecture by Gems?
Intel Clovertown schema:
Core0 Core1 Core2 Core3
| | | |
L1______L1 L1______L1
| |
L2__________________L2
|
Memory
Thanks.
--
Hamid Reza Khaleghzadeh
|
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [Gems-users] Restriction on using certain processors for creating 'processor sets' in gems?, Sarath Krishnan |
|---|---|
| Next by Date: | [Gems-users] Opal compilation issue for SIMICS 4.2 and GEMS 2.1.1., David |
| Previous by Thread: | [Gems-users] Processor_bind enable in simics, sanika joshi |
| Next by Thread: | [Gems-users] Restriction on using certain processors for creating 'processor sets' in gems?, Sarath Krishnan |
| Indexes: | [Date] [Thread] |