Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Wed, 11 Nov 2009 17:32:43 +0800 |
|---|---|
| From: | Jerry Lin <cosjerry@xxxxxxxxx> |
| Subject: | [Gems-users] network latency problem |
|
Hi,
I am learning about the Slicc and trying to modify the MOSI_SMP_bcast protocol recently. I wonder if I can make the latency of certain messages between chips to be 0? Another question is can I modify the TBE and Cache of different chip in generated C code? Or each chip can only see its own TBE and Cache?
Any advice and tips will be appreciated! Thanks! Best regards! |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [Gems-users] something missing from rubycache_t::access, Muhammad abid Mughal |
|---|---|
| Next by Date: | [Gems-users] question about processor frequency and DDR, hamid |
| Previous by Thread: | Re: [Gems-users] Network Destination generation problem in Garnet NI, Niket Agarwal |
| Next by Thread: | [Gems-users] opal decode error and simulation correctness, sparsh mittal ISU |
| Indexes: | [Date] [Thread] |