Date: | Thu, 8 Apr 2010 23:13:28 +0800 |
---|---|
From: | Ma Dafan <dafan_ma@xxxxxxxxxxx> |
Subject: | [Gems-users] About the L2 cache miss profiling |
Hi, there, Recently I check in the the file "MOESI_CMP_directory-L2cache.sm" and find something I can not understand. In the code section cited below, a uu_profileMiss action is called when a L1_getx access actually hit in my opinion. So I'm confused about the action "uu_profileMiss", can anyone help me? transition(OLSX, L1_GETX, IFLOX) { i_allocateTBE; s_recordGetXL1ID; // count number of INVs needed that doesn't include requestor h_countLocalSharersExceptRequestor; // issue INVs to everyone except requestor ee_issueLocalInvExceptL1Requestor; d_sendDataToL1GETX y_copyCacheStateToDir; r_setMRU; rr_deallocateL2CacheBlock; uu_profileMiss; //why? why miss, is it a hit? o_popL1RequestQueue; } |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | Re: [Gems-users] How to config memory system, 张轶 |
---|---|
Next by Date: | [Gems-users] L2 Miss Profiling, Nilay Vaish |
Previous by Thread: | Re: [Gems-users] About the L2cacheMemory vector in Abstractchip.h, Byn Choi |
Next by Thread: | Re: [Gems-users] About the L2 cache miss profiling, Dan Gibson |
Indexes: | [Date] [Thread] |