Thanks for the help.
What does the g_NUM_L2_BANKS_PER_CHIP_BITS means?
Shachar
-----Original Message-----
From: gems-users-bounces@xxxxxxxxxxx [mailto:gems-users-bounces@xxxxxxxxxxx]
On Behalf Of Greg Byrd
Sent: Tuesday, November 21, 2006 4:15 PM
To: Gems Users
Subject: Re: [Gems-users] L2 cache
It is a shared L2. It's just that there are four L2 banks on the chip.
You can control the number of banks (I think) with the
g_NUM_L2_BANKS_PER_CHIP and g_NUM_L2_BANKS_PER_CHIP_BITS global variables in
rubyconfig.defaults.
...gb
Shachar Gang wrote:
> Hi,
>
> I am working with MSI_MOSI_CMP_directory protocol with the
> configuration of four processors per chip.
> I started a simulation with four Processors (which means only 1 chip)
> and dump the cache.
>
> I found out that I have four L2 caches instead of only one that I
> expected to have.
>
> Where should I config ruby to work with Shared L2 cache in this setup?
>
> Shachar Gang
>
> --
> Open WebMail Project (http://openwebmail.org)
>
> _______________________________________________
> Gems-users mailing list
> Gems-users@xxxxxxxxxxx
> https://lists.cs.wisc.edu/mailman/listinfo/gems-users
> Use Google to search the GEMS Users mailing list by adding
"site:https://lists.cs.wisc.edu/archive/gems-users/" to your search.
>
>
_______________________________________________
Gems-users mailing list
Gems-users@xxxxxxxxxxx
https://lists.cs.wisc.edu/mailman/listinfo/gems-users
Use Google to search the GEMS Users mailing list by adding
"site:https://lists.cs.wisc.edu/archive/gems-users/" to your search.
+++++++++++++++++++++++++++++++++++++++++++
This Mail Was Scanned By Mail-seCure System at the Tel-Aviv University CC.
****************************************************************************
********
This footnote confirms that this email message has been scanned by PineApp
Mail-SeCure for the presence of malicious code, vandals & computer viruses.
****************************************************************************
********
|