Date: | Thu, 2 Nov 2006 12:01:53 +0100 |
---|---|
From: | "Daniele Bordes" <daniele.bordes@xxxxxxxxx> |
Subject: | Re: [Gems-users] CPU accesses to L2 cache |
Thank you for your quick reply, Dan. Well, I also noticed this issue in SNUCA protocol. In both cases CPU0 number of accesses to L2 is much greater then other CPU's. I would like to put an accent on the fact that this happens also when the whole system seems to be "idle", that is, only command shell waiting for user commands. |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | Re: [Gems-users] Data structure in SLICC, Lei Yang |
---|---|
Next by Date: | Re: [Gems-users] CPU accesses to L2 cache, Dan Gibson |
Previous by Thread: | Re: [Gems-users] CPU accesses to L2 cache, Dan Gibson |
Next by Thread: | Re: [Gems-users] CPU accesses to L2 cache, Dan Gibson |
Indexes: | [Date] [Thread] |