Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 1cbe90: Fix wrong indexing order in INSN_SET

Date: Sun, 02 Feb 2025 15:07:17 -0800
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 1cbe90: Fix wrong indexing order in INSN_SET 
  Branch: refs/heads/angushe/riscv
  Home:   https://github.com/dyninst/dyninst
  Commit: 1cbe905f4b96c6e5886446d3d21617cb587a8386
      https://github.com/dyninst/dyninst/commit/1cbe905f4b96c6e5886446d3d21617cb587a8386
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-02-02 (Sun, 02 Feb 2025)

  Changed paths:
    M dyninstAPI/src/codegen-riscv64.C

  Log Message:
  -----------
  Fix wrong indexing order in INSN_SET



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 1cbe90: Fix wrong indexing order in INSN_SET, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 661884: Rewrite shifts and constants in RISC-V codegen, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 49ca93: Rewrite load and store using I-Type and S-Type gen..., wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 1c17f9: Modify RISC-V Capstone instruction decoder, wxrdnx
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 1d8883: gfx908, Tim Haines
Indexes:  [Date] [Thread]