Date: | Mon, 27 Jan 2025 09:48:12 -0800 |
---|---|
From: | Tim Haines <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] b6c063: Fix flag check in register converter |
Branch: refs/heads/thaines/aarch64_pstate_nzcv Home: https://github.com/dyninst/dyninst Commit: b6c0633f9ef6460b6a7b11cf1251d47d94582846 https://github.com/dyninst/dyninst/commit/b6c0633f9ef6460b6a7b11cf1251d47d94582846 Author: Tim Haines <thaines.astro@xxxxxxxxx> Date: 2025-01-27 (Mon, 27 Jan 2025) Changed paths: M dataflowAPI/rose/registers/aarch64.h M dataflowAPI/rose/registers/convert.C Log Message: ----------- Fix flag check in register converter Commit: e5f96892efda524715855b155f59696c0418378a https://github.com/dyninst/dyninst/commit/e5f96892efda524715855b155f59696c0418378a Author: Tim Haines <thaines.astro@xxxxxxxxx> Date: 2025-01-27 (Mon, 27 Jan 2025) Changed paths: M common/src/registers/MachRegister.C Log Message: ----------- Use NZCV in MachRegister::getArchReg Compare: https://github.com/dyninst/dyninst/compare/3dfaffc7cbcf...e5f96892efda To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] f55eb3: Temporary fix for handling VCC in Rose Conversion, bbiiggppiigg |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] 1af4ed: Fix Register handling for AMDGPU, bbiiggppiigg |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] b458ad: Fix ROSE register size for ppc64 CR registers (#1928), Tim Haines |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] b80948: Add basereg unit tests for aarch64 aliased registers, Tim Haines |
Indexes: | [Date] [Thread] |