We are beginning our summer virtual seminar series. Our first speaker is
Architecture folks:
please forward to students.title: Accelerator Design Languages
abstract:
We need to make it easier to design custom accelerators, especially for reconfigurable hardware (i.e., FPGAs). The current mainstream options are hardware description languages (HDLs), which are low-level languages that make it feel like youâre wiring up a circuit by hand, and high-level synthesis (HLS) tools, which compile legacy software languages like C or C++ to an HDL.
The thesis of this talk is that better alternatives are possible. Perhaps unsurprisingly, we find that the semantic chasm between C++ and hardware circuits comes with myriad correctness and performance pitfalls. We advocate instead for more research on accelerator design languages: programming models that maintain computational semantics while not attempting to shield developers from thinking about hardware. Our lab is working on a programming language, Dahlia, that uses a type system to restrict HLS programs to a subset with predictable semantics and performance. Based on Dahlia, we are designing a compiler infrastructure to support the construction of new accelerator design languages.
--
Join Zoom Meeting
https://us02web.zoom.us/j/87201745773?pwd=c2svOWp6TWNPMUVtKzQzYVMxWlkzUT09Meeting ID: 872 0174 5773
Password: 999836
One tap mobile
+13017158592,,87201745773#,,1#,999836# US (Germantown)
+13126266799,,87201745773#,,1#,999836# US (Chicago)
Dial by your location
+1 301 715 8592 US (Germantown)
+1 312 626 6799 US (Chicago)
+1 929 205 6099 US (New York)
+1 253 215 8782 US (Tacoma)
+1 346 248 7799 US (Houston)
+1 669 900 6833 US (San Jose)
Meeting ID: 872 0174 5773
Password: 999836
Find your local number:
https://us02web.zoom.us/u/kZ2UNGcJK--
Aws
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}