Date: | Tue, 16 Mar 2010 12:04:35 +0530 |
---|---|
From: | Liz Joy <lizjoy86@xxxxxxxxx> |
Subject: | [Gems-users] On-chip L1 sharers |
Hii I am using MSI_MOSI_CMP_directory protocol.In the document it is given that on-chip L1 sharers are identified via individual bits in the cache tag.I couldnt find the file where they are managing the sharers by adding to the tag bits.How an L2 cache can identify who are the sharers?? Can anyone please help me out on where this sharers are being set.Expecting a reply..... Regards Liz |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | Re: [Gems-users] Why the link utilization in ruby network is so low ?, Dan Gibson |
---|---|
Next by Date: | [Gems-users] Problem?The switch time will change to 1 cycles (for CPU-0) once all processors have synchronized., lopamudra chatterjee |
Previous by Thread: | [Gems-users] OLTP setup scripts for Simics 3.X, Mishali Naik |
Next by Thread: | [Gems-users] Opal software structure, Mahmood Naderan |
Indexes: | [Date] [Thread] |