Date: | Wed, 10 Mar 2010 08:53:01 -0600 |
---|---|
From: | Dan Gibson <degibson@xxxxxxxx> |
Subject: | Re: [Gems-users] TBETable |
Each TBE is a temporary register that holds a block in a transient state. These blocks do not necessarily reside in the cache array itself. Regards, Dan On Wed, Mar 10, 2010 at 4:37 AM, Liz Joy <lizjoy86@xxxxxxxxx> wrote: Hi.. -- http://www.cs.wisc.edu/~gibson [esc]:wq! |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | Re: [Gems-users] Gems-users Digest, Vol 227, Issue 2, lori zhuang |
---|---|
Next by Date: | [Gems-users] Number of processors, mario lodde |
Previous by Thread: | [Gems-users] TBETable, Liz Joy |
Next by Thread: | [Gems-users] To get core ID, Liz Joy |
Indexes: | [Date] [Thread] |