| Date: | Mon, 2 Aug 2010 09:30:54 -0700 (PDT) | 
|---|---|
| From: | Muhammad abid Mughal <mabidm_pieas@xxxxxxxxx> | 
| Subject: | [Gems-users] number of requests/ruby cycle completed by cache/memory controller | 
| 
 hi guys,             i see that cache/memory controller can complete number of requests/ruby cycle as long as corresponding number of  TransitionsPerCycle is valid. Does this kind of thing exist in real hardware? Any comments? Regards, Muhammad abid   | 
| [← Prev in Thread] | Current Thread | [Next in Thread→] | 
|---|---|---|
  | ||
| Previous by Date: | [Gems-users] Number of L1/L2$ Read/Write ports, Muhammad abid Mughal | 
|---|---|
| Next by Date: | [Gems-users] make checkpoint files for GEMS, Sheng Li | 
| Previous by Thread: | [Gems-users] Number of L1/L2$ Read/Write ports, Muhammad abid Mughal | 
| Next by Thread: | [Gems-users] simulating large instruction window/rob sizes, Miray Kas | 
| Indexes: | [Date] [Thread] |