Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Fri, 09 May 2008 10:12:24 +0800 |
|---|---|
| From: | "Liangliang Tong" <nutspea@xxxxxxxxxx> |
| Subject: | [Gems-users] About TBE |
Hello, I have seen an enquiry on this topic, which indicated that it's similar to MSHR. But as I understand,MSHR need not to store data. It is just designed to handle miss/hit status in L1 and makes on-block executions even in misses. Can anyone describe it a little more for me? Thanks in advance. kind regards, Liangliang Tong |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | Re: [Gems-users] gems-users@xxxxxxxxxxx;gems-announce@xxxxxxxxxxx, Liangliang Tong |
|---|---|
| Next by Date: | [Gems-users] Reg Contention in a Banked L2 Cache Network, Chandru Velayutham |
| Previous by Thread: | Re: [Gems-users] about a 64-core CMP system, Guoqiang Yang |
| Next by Thread: | [Gems-users] About the bandwidth model inside GEMS and length unit of links, Guoqiang Yang |
| Indexes: | [Date] [Thread] |