Date: | Wed, 5 Dec 2007 12:46:24 -0600 |
---|---|
From: | "Mike Marty" <mike.marty@xxxxxxxxx> |
Subject: | Re: [Gems-users] Tracking L1D and L2 misses in Ruby |
Tushar, In the generated L1Cache_Controller.C file, you will see all the actions that are called when handling a state transition. In the case of an L1 miss, there is an action that creates a message and enqueues it into a MessageBuffer. The Ruby interconnect model will deliver the message to a MessageBuffer of the corresponding L2 controller. Likewise, on an L2 miss, there is an action to deliver a message to the Memory/Directory controller. Our strategy for prefetching in the past has been to create a Prefetching object that is tied to a special MessageBuffer in the L2 controller. The object will inject prefetch messages handled by the L2 controller to carry out the rest of the actions required. --Mike On Dec 5, 2007 12:22 AM, Tushar Krishna (tkrishna@xxxxxxxxxxxxx) <tkrishna@xxxxxxxxxxxxx
> wrote: Hi, |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [Gems-users] Tracking L1D and L2 misses in Ruby, Tushar Krishna (tkrishna@xxxxxxxxxxxxx) |
---|---|
Next by Date: | Re: [Gems-users] Can't load ruby and opal., Mike Marty |
Previous by Thread: | [Gems-users] Tracking L1D and L2 misses in Ruby, Tushar Krishna (tkrishna@xxxxxxxxxxxxx) |
Next by Thread: | [Gems-users] When to invalidate instruction (trace) cache?, Eirik Bakke |
Indexes: | [Date] [Thread] |