Mailing List Archives
Authenticated access
UW Madison
Computer Sciences Department
Computer Systems Lab
dyninst-api
Archives Thread Index
⇐First Page
←Prev Page
Pages:
1
|
2
| 3 |
4
|
5
|
6
|
7
|
8
|
9
Next Page→
Last Page⇒
Date Index
[DynInst_API:] [dyninst/dyninst] 0c1613: Display full instruction bytes in codeGen::format ...
,
Tim Haines
,
January 09, 2026
[DynInst_API:] [dyninst/dyninst] 0c83e6: Remove AstMiniTrampNode cost analysis
,
Tim Haines
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 0cc8dc: Add a synchronized breakpoint type (#2137)
,
Tim Haines
,
February 03, 2026
[DynInst_API:] [dyninst/dyninst] 0cee12: Don't rely on RTTI for AST equality
,
Tim Haines
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 0cfcf2: Preliminary work for AMDGPU codegen (#1987)
,
Ronak Chauhan
,
January 12, 2026
[DynInst_API:] [dyninst/dyninst] 0d206d: Clean up logic related to movePHdrFirst (#2165)
,
bbiiggppiigg
,
March 04, 2026
[DynInst_API:] [dyninst/dyninst] 0d8f51: Update REG_COUNT_WIDTH to 5
,
Ronak Chauhan
,
January 20, 2026
[DynInst_API:] [dyninst/dyninst] 0f17c5: GitHubCI: patch build error in extrae
,
Tim Haines
,
March 02, 2026
[DynInst_API:] [dyninst/dyninst] 0f5cc1: Fix test timeout
,
wxrdnx
,
February 07, 2026
[DynInst_API:] [dyninst/dyninst] 0f8679: Formatting
,
Tim Haines
,
January 15, 2026
[DynInst_API:] [dyninst/dyninst] 0f986f: Merge doStaticBinarySpecialCases
,
Tim Haines
,
February 27, 2026
[DynInst_API:] [dyninst/dyninst] 0fd222: Prevent Transitive Edge Removal
,
bbiiggppiigg
,
January 23, 2026
[DynInst_API:] [dyninst/dyninst] 0ff95c: Don't run riscv instruction decode tests unless de...
,
Tim Haines
,
January 08, 2026
[DynInst_API:] [dyninst/dyninst] 10b893: Remove unused code in parse-power
,
Tim Haines
,
February 01, 2026
[DynInst_API:] [dyninst/dyninst] 122cd0: Remove findTags
,
Tim Haines
,
January 17, 2026
[DynInst_API:] [dyninst/dyninst] 1244dd: Remove int_thread::changeLWP
,
Tim Haines
,
January 17, 2026
[DynInst_API:] [dyninst/dyninst] 13c1bd: Fix missing !s
,
wxrdnx
,
February 16, 2026
[DynInst_API:] [dyninst/dyninst] 180cf8: Clean up, refactor dyninstAPI parse_func and parse...
,
Tim Haines
,
March 04, 2026
[DynInst_API:] [dyninst/dyninst] 19d992: Prevent Transitive Edge Removal (#2087)
,
bbiiggppiigg
,
January 30, 2026
[DynInst_API:] [dyninst/dyninst] 1a5cf6: Remove AstMiniTrampNode
,
Tim Haines
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 1bbccd: Extract AstNode
,
Tim Haines
,
February 01, 2026
[DynInst_API:] [dyninst/dyninst] 1c1b86: Remove CLEAR_BITS, SET_VALUE, CHECK_WIDTH macros, ...
,
Ronak Chauhan
,
January 06, 2026
[DynInst_API:] [dyninst/dyninst] 1d61c7: Make Emitter::getInterModuleFuncAddr virtual
,
Tim Haines
,
February 21, 2026
[DynInst_API:] [dyninst/dyninst] 1e4066: Remove missing file in CMakeLists.txt
,
Tim Haines
,
January 29, 2026
[DynInst_API:] [dyninst/dyninst] 1f54f7: Reformat emit-riscv64.C
,
wxrdnx
,
January 09, 2026
[DynInst_API:] [dyninst/dyninst] 1f9c34: Don't use packed attribute on RegisterInfo
,
Ronak Chauhan
,
January 26, 2026
[DynInst_API:] [dyninst/dyninst] 208349: remove comment and self lock check
,
bbiiggppiigg
,
January 29, 2026
[DynInst_API:] [dyninst/dyninst] 210075: Rename the typedef
,
Tim Haines
,
February 27, 2026
[DynInst_API:] [dyninst/dyninst] 21d361: Display full instruction bytes in codeGen::format
,
Tim Haines
,
January 09, 2026
[DynInst_API:] [dyninst/dyninst] 21d4a4: Remove unused include in emit-amdgpu.h
,
Tim Haines
,
February 04, 2026
[DynInst_API:] [dyninst/dyninst] 21f179: Remove AstLabelNode
,
Tim Haines
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 21f8fe: Define new register struct
,
Ronak Chauhan
,
January 28, 2026
[DynInst_API:] [dyninst/dyninst] 222f6b: [AMDGPU][GFX908] Modify kernel descriptors, alloca...
,
Ronak Chauhan
,
January 22, 2026
[DynInst_API:] [dyninst/dyninst] 22c16f: [AMDGPU] Use register blocks when constructing pro...
,
Ronak Chauhan
,
January 19, 2026
[DynInst_API:] [dyninst/dyninst] 2329bb: Remove m0
,
Ronak Chauhan
,
January 31, 2026
[DynInst_API:] [dyninst/dyninst] 2350ce: Extract aarch64
,
Tim Haines
,
January 31, 2026
[DynInst_API:] [dyninst/dyninst] 23fbcc: fix AddressTranslateSysV::getAOut
,
kupsch
,
February 24, 2026
[DynInst_API:] [dyninst/dyninst] 2613e2: Use register blocks for AMDGPU codegen for atomic ...
,
Ronak Chauhan
,
February 04, 2026
[DynInst_API:] [dyninst/dyninst] 26e6e2: Update riscv formatter
,
Tim Haines
,
February 26, 2026
[DynInst_API:] [dyninst/dyninst] 27017a: Define new register struct
,
Ronak Chauhan
,
January 18, 2026
[DynInst_API:] [dyninst/dyninst] 278b0c: Add RISC-V Codegen
,
wxrdnx
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 2794b8: CMake formatting
,
Tim Haines
,
January 17, 2026
[DynInst_API:] [dyninst/dyninst] 2a36b8: Extract aarch64
,
Tim Haines
,
January 31, 2026
[DynInst_API:] [dyninst/dyninst] 2b27c0: GitHub CI: don't autocancel container workflows (#...
,
Tim Haines
,
February 06, 2026
[DynInst_API:] [dyninst/dyninst] 2cf8fc: Add Operation::operator==
,
Tim Haines
,
February 21, 2026
[DynInst_API:] [dyninst/dyninst] 2db905: Remove isNonABI* and isMultiInsn*
,
wxrdnx
,
February 06, 2026
[DynInst_API:] [dyninst/dyninst] 2ef59e: Extract base AST class
,
Tim Haines
,
January 14, 2026
[DynInst_API:] [dyninst/dyninst] 2f6645: Add missing RISC-V defines
,
wxrdnx
,
January 16, 2026
[DynInst_API:] [dyninst/dyninst] 2fbfff: Remove AstMiniTrampNode cost analysis
,
Tim Haines
,
January 17, 2026
[DynInst_API:] [dyninst/dyninst] 2fe552: simplify if-elseif-else logic
,
bbiiggppiigg
,
January 29, 2026
⇐First Page
←Prev Page
Pages:
1
|
2
| 3 |
4
|
5
|
6
|
7
|
8
|
9
Next Page→
Last Page⇒
Date Index
Mail converted by
MHonArc