Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Sun, 30 Nov 2025 20:52:58 -0800 |
|---|---|
| From: | wxrdnx <noreply@xxxxxxxxxx> |
| Subject: | [DynInst_API:] [dyninst/dyninst] 5e6abe: Remove c.ebreak comparison |
Branch: refs/heads/angushe/instruction-api-riscv Home: https://github.com/dyninst/dyninst Commit: 5e6abe4aaff201502c89638aa60243ced67ac60f https://github.com/dyninst/dyninst/commit/5e6abe4aaff201502c89638aa60243ced67ac60f Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-11-30 (Sun, 30 Nov 2025) Changed paths: M instructionAPI/src/interrupts.C Log Message: ----------- Remove c.ebreak comparison Commit: 08dc496b16644451569a0d73fe7643d943f1f917 https://github.com/dyninst/dyninst/commit/08dc496b16644451569a0d73fe7643d943f1f917 Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-11-30 (Sun, 30 Nov 2025) Changed paths: M instructionAPI/src/decoder/riscv/decoder.C Log Message: ----------- Add implicit registers to encoded operands Compare: https://github.com/dyninst/dyninst/compare/0deaa8fd55a8...08dc496b1664 To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [DynInst_API:] [dyninst/dyninst] 0deaa8: Add method for multi instruction call/branch and n..., wxrdnx |
|---|---|
| Next by Date: | [DynInst_API:] [dyninst/dyninst] 1b8bc8: Add RISC-V Parse API, wxrdnx |
| Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 5df750: Fix offset calculation in EmitterAARCH64::emitLoad..., Tim Haines |
| Next by Thread: | [DynInst_API:] [dyninst/dyninst] 5e80ac: Temporary fix for host-codegen separation on Power..., Ronak Chauhan |
| Indexes: | [Date] [Thread] |