[DynInst_API:] [dyninst/dyninst] fd41e6: Fix semantic for move 32 bit register


Date: Wed, 12 Nov 2025 10:18:05 -0800
From: bbiiggppiigg <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] fd41e6: Fix semantic for move 32 bit register
  Branch: refs/heads/bbiiggppiigg/fix_mov_32_semantic
  Home:   https://github.com/dyninst/dyninst
  Commit: fd41e687077b4032a2ef60ef701f222d6e8ee88b
      https://github.com/dyninst/dyninst/commit/fd41e687077b4032a2ef60ef701f222d6e8ee88b
  Author: wuxx1279 <bbiiggppiigg@xxxxxxxxx>
  Date:   2025-11-12 (Wed, 12 Nov 2025)

  Changed paths:
    M dataflowAPI/rose/x86_64InstructionSemantics.h

  Log Message:
  -----------
  Fix semantic for move 32 bit register

On x86_64, the upper 32 bits should be zeroed when moving a
32 bit value.


  Commit: 284569e5dfd8c1e400feafe76e52625d01bea6b3
      https://github.com/dyninst/dyninst/commit/284569e5dfd8c1e400feafe76e52625d01bea6b3
  Author: wuxx1279 <bbiiggppiigg@xxxxxxxxx>
  Date:   2025-11-12 (Wed, 12 Nov 2025)

  Changed paths:
    M dataflowAPI/rose/x86_64InstructionSemantics.h

  Log Message:
  -----------
  fix sepcial case for xchg eax,eax


Compare: https://github.com/dyninst/dyninst/compare/e3fca74c0d21...284569e5dfd8

To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] fd41e6: Fix semantic for move 32 bit register, bbiiggppiigg <=