Date: | Thu, 10 Jul 2025 18:20:36 -0700 |
---|---|
From: | wxrdnx <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] c7ec4e: Tail Call |
Branch: refs/heads/angushe/riscv-codegen Home: https://github.com/dyninst/dyninst Commit: c7ec4e5c6c39326f82c84b085988b53d3ec08e0d https://github.com/dyninst/dyninst/commit/c7ec4e5c6c39326f82c84b085988b53d3ec08e0d Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-07-09 (Wed, 09 Jul 2025) Changed paths: M parseAPI/src/IA_riscv64.C Log Message: ----------- Tail Call Commit: 7cc1048d69642a6f1dfd4105525cef5a211f4fd6 https://github.com/dyninst/dyninst/commit/7cc1048d69642a6f1dfd4105525cef5a211f4fd6 Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-07-10 (Thu, 10 Jul 2025) Changed paths: M common/h/registers/riscv64_regs.h M dataflowAPI/rose/registers/riscv64.h Log Message: ----------- Fix typo Compare: https://github.com/dyninst/dyninst/compare/9132b11c92f0...7cc1048d6964 To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] f2180b: Add RISC-V Specific Elf Section Parsing, wxrdnx |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] 7d3a70: Add RISC-V instruction mnemonics and registers, wxrdnx |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] c79d4d: Remove RISC-V check in isZeroFlag, wxrdnx |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] c87a89: CMake: add detection of PIE support for tests (#1969), Tim Haines |
Indexes: | [Date] [Thread] |