Date: | Sun, 01 Jun 2025 02:23:27 -0700 |
---|---|
From: | wxrdnx <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] 6837ec: Add branch via trap for RISC-V |
Branch: refs/heads/angushe/riscv-codegen Home: https://github.com/dyninst/dyninst Commit: 6837ecdcc3061144d887663be4bd347c24bfe020 https://github.com/dyninst/dyninst/commit/6837ecdcc3061144d887663be4bd347c24bfe020 Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-06-01 (Sun, 01 Jun 2025) Changed paths: M dyninstAPI/src/codegen-riscv64.C Log Message: ----------- Add branch via trap for RISC-V To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] 81fd32: Add branch via trap for RISC-V, wxrdnx |
---|---|
Next by Date: | [DynInst_API:] Scalable Tools Workshop: Registration deadline FRIDAY, BARTON MILLER |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 66983e: Fix ppc ROSE spr register size (#1930), Tim Haines |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] 685194: is_compressed should be true for C instructions, wxrdnx |
Indexes: | [Date] [Thread] |