Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 81fd32: Add branch via trap for RISC-V

Date: Sat, 31 May 2025 23:13:05 -0700
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 81fd32: Add branch via trap for RISC-V 
  Branch: refs/heads/angushe/riscv-codegen
  Home:   https://github.com/dyninst/dyninst
  Commit: 81fd320f7ac4e54581c84de1247283ce64d76842
      https://github.com/dyninst/dyninst/commit/81fd320f7ac4e54581c84de1247283ce64d76842
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-06-01 (Sun, 01 Jun 2025)

  Changed paths:
    M dyninstAPI/src/codegen-riscv64.C

  Log Message:
  -----------
  Add branch via trap for RISC-V



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 81fd32: Add branch via trap for RISC-V, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 52d585: Fix inter modular function address, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 6837ec: Add branch via trap for RISC-V, wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 81e178: [BPatch][AMDGPU] Implement atomicAdd snippet and c..., Ronak Chauhan
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 8200fe: Detect bclr as return in Instruction::getCategory, Tim Haines
Indexes:  [Date] [Thread]