Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Wed, 14 Sep 2016 10:56:00 -0700 |
|---|---|
| From: | Sunny Shah <shah28@xxxxxxxx> |
| Subject: | [DynInst_API:] [dyninst/dyninst] 5bc0be: When determining the ROSE register category for AR... |
Branch: refs/heads/arm64/feature/semantics Home: https://github.com/dyninst/dyninst Commit: 5bc0beb79a4aece49ab4f94e4851cbf7902fe01c https://github.com/dyninst/dyninst/commit/5bc0beb79a4aece49ab4f94e4851cbf7902fe01c Author: Sunny Shah <shah28@xxxxxxxx> Date: 2016-09-14 (Wed, 14 Sep 2016) Changed paths: M common/src/dyn_regs.C Log Message: ----------- When determining the ROSE register category for ARM registers, comparisions of the MachRegisters with 'baseID' should only use the MachRegister's lowermost 16 bits. |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | Re: [DynInst_API:] Directly reassemble and patch instructions, Mohamed Elsabagh |
|---|---|
| Next by Date: | [DynInst_API:] [dyninst/dyninst] 16ccee: When determining the ROSE register category for AR..., Sunny Shah |
| Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 5afd17: Fixes for Issue #221 and #222, Sunny Shah |
| Next by Thread: | [DynInst_API:] [dyninst/dyninst] 5c210a: Semantics for shift instruction., Sunny Shah |
| Indexes: | [Date] [Thread] |