[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [HTCondor-users] [EXTERNAL] allocating cores on mixed architecture CPU



Hi Matt,

I have noticed it on my recent laptop purchase with a
  model name      : AMD Ryzen AI 7 PRO 360 w/ Radeon 880M
for which I went down the rabbit hole trying to figure out how to utilize and benchmark the different cores including the NPU cores (I would guess the NPU cores are pretty closely related to the integrated graphics)

I am not aware of a Zen 5 server series with big-little dies (have seen so far only pure Zen 5 or pure Zen 5c (high core counts for cloud appliances or so) ).

Cheers,
  Thomas

Am  2025-09-02 um 18:46 schrieb Matthew West via HTCondor-users:
Hi Thomas,

I am a little befuddled, as I didn't think AMD had done any big-little designs on any of its Zen chips, both on consumer & server products. Do you have a product version? This question is definitely relevant for consumer Intel chips with its P & E cores as well as some ARM64 designs. Does anyone if there are any ARM64 servers that use some form of big- little?

Cheers,
Matt

On 8/30/25 12:15 PM, Thomas Hartmann wrote:
[Caution: Email from External Sender. Do not click or open links or attachments unless you know this sender.]


Hi all,

does somebody know, if/how specific cores could be allocated on a mixed architecture die? I.e., writing from a system with a AMD Zen 5 CPU, that consists of three Zen 5 and five Zen 5c cores, is there a way to assign/bind processes to a specific core flavor?

Cheers,
 homas
_______________________________________________
HTCondor-users mailing list
To unsubscribe, send a message to htcondor-users-request@xxxxxxxxxxx with a
subject: Unsubscribe

The archives can be found at: https://www-auth.cs.wisc.edu/lists/ htcondor-users/