Date: | Wed, 11 May 2011 10:26:44 +0430 |
---|---|
From: | hamid reza khaleghzadeh <khaleghzadeh@xxxxxxxxx> |
Subject: | [Gems-users] simulating an architecture |
Hi I want to simulate a multi-core simulator that it's architecture is shown at following: Core 0 Core 1 Core 2 Core 3 |--------------| |--------------| L2 L2 |---------------------------------| | Memory |----------------| is Bus This processor contains two dual-core processors. For simulating this architecture I have done: ruby0.setparam g_NUM_PROCESSORS 4 ruby0.setparam g_PROCS_PER_CHIP 2 ruby0.setparam g_MEMORY_SIZE_BYTES 4294967296 ruby0.setparam NUMBER_OF_VIRTUAL_NETWORKS 5 and Coherency protocol is MOESI-cmp-directory Could you tell me I have correctly simulated considered architecture? By the way, I have another question. If possible please answer me. I have created a 4 cores Solaris checkpoint. You know that in Simics, each processor has a number (in this case 0-3). When ruby is initialised, which cores of Simics share on L2 cache? (Is one L2 shared between core0 and core1 and another L2 shared between core2 and core3?) Thanks. -- Hamid Reza Khaleghzadeh |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [Gems-users] ATMTP illegal instruction, 虞保忠 |
---|---|
Next by Date: | [Gems-users] Core mapping, hamid reza khaleghzadeh |
Previous by Thread: | [Gems-users] Simics Patch, Hamid Reza Khaleghzadeh |
Next by Thread: | Re: [Gems-users] simulating an architecture, Venkatanathan Varadarajan |
Indexes: | [Date] [Thread] |