Date: | Fri, 6 Mar 2009 12:35:42 +0100 |
---|---|
From: | "Andrea Bartolini" <a.bartolini@xxxxxxxx> |
Subject: | [Gems-users] How to extract cache and ram number of access |
Dear experts, I'm using gems to simulate the memory effects in multicore x86 based system. I want to add a power model to my simulation and integrate it with cacti libraries. Does anybody of you know how to get the number of L1 and L2 cache and RAM access. I believe in some place inside ruby there should be some variable that collects the byte traffics through the memory hierarchy level. Does anybody of you have some suggestion were to find this parameter? Thanks in advance, Regards Andrea |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [Gems-users] Using BEGIN_TRANSACTION, BYONG WU CHONG |
---|---|
Next by Date: | Re: [Gems-users] Using BEGIN_TRANSACTION, Polina Dudnik |
Previous by Thread: | [Gems-users] how is latency to local/center bank modeled in NUCA implementation of gems-1.4?, Xuehai Qian |
Next by Thread: | [Gems-users] instruction count in different GEMS protocols?, Konstantinos Aisopos |
Indexes: | [Date] [Thread] |