| Date: | Sun, 14 Sep 2008 20:59:11 -0500 |
|---|---|
| From: | "Mike Marty" <mike.marty@xxxxxxxxx> |
| Subject: | Re: [Gems-users] Cache Insertion |
|
Each coherence protocol, specified by the .sm files, controls how blocks are inserted into the cache. The "SMP" protocols have private L1 and L2 caches controlled by a single -cache.sm cache controller. These protocols have exclusive L1/L2 caching. Many of the "CMP" protocols, with separate -L1cache.sm and -L2cache.sm files, use inclusive L1/L2 caching.
The cache replacement policy is in the Ruby C++ code (CacheMemory.h) --Mike On Thu, Sep 11, 2008 at 8:28 PM, Patrick Teague <pjtjr@xxxxxxxxx> wrote: I have been looking through the code for Ruby to try and find where in |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [Gems-users] Cache Insertion, Patrick Teague |
|---|---|
| Next by Date: | Re: [Gems-users] Cache Insertion, Patrick Teague |
| Previous by Thread: | [Gems-users] Cache Insertion, Patrick Teague |
| Next by Thread: | Re: [Gems-users] Cache Insertion, Patrick Teague |
| Indexes: | [Date] [Thread] |