In the SMP protocols, the L1s and L2s share the same cache controller.
Regards,
Dan
Dave Z. wrote:
Hello,
I see that the L2 cache's machine type is defined as
MachineType_L1Cache in SMP protocols. Why is that?
Thanks,
Dave
____________________________________________________________________________________
Be a better Globetrotter. Get better travel answers from someone who knows. Yahoo! Answers - Check it out.
http://answers.yahoo.com/dir/?link=list&sid=396545469
_______________________________________________
Gems-users mailing list
Gems-users@xxxxxxxxxxx
https://lists.cs.wisc.edu/mailman/listinfo/gems-users
Use Google to search the GEMS Users mailing list by adding "site:https://lists.cs.wisc.edu/archive/gems-users/" to your search.
--
http://www.cs.wisc.edu/~gibson [esc]:wq!
|