Date: | Thu, 8 Sep 2005 09:14:12 -0700 (PDT) |
---|---|
From: | arrvindh shriraman <arrvindh_shriraman@xxxxxxxxx> |
Subject: | [Gems-users] Instruction Flow |
How does OPAL influence instruction flow in SIMICS if it does not use the MAI. Consider jmp instruction influenced by remote cache latency. The cache latency will influence the number of instructions executing speculatively. How does OPAL handle this ? Arrvindh Shriraman Conputer Science Department University of Rochester __________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | Re: [Gems-users] Regarding checkpoints, Mike Marty |
---|---|
Next by Date: | Re: [Gems-users] Instruction Flow, Luke Yen |
Previous by Thread: | Re: [Gems-users] In Order Processor, Mike Marty |
Next by Thread: | Re: [Gems-users] Instruction Flow, Luke Yen |
Indexes: | [Date] [Thread] |