Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 0d8f51: Update REG_COUNT_WIDTH to 5

Date: Tue, 20 Jan 2026 16:31:53 -0800
From: Ronak Chauhan <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 0d8f51: Update REG_COUNT_WIDTH to 5 
  Branch: refs/heads/ronak/register
  Home:   https://github.com/dyninst/dyninst
  Commit: 0d8f519e35bc82d2f3cd35ec8a291f8f6fe06a79
      https://github.com/dyninst/dyninst/commit/0d8f519e35bc82d2f3cd35ec8a291f8f6fe06a79
  Author: Ronak Chauhan <ronak@xxxxxxxxxxx>
  Date:   2026-01-20 (Tue, 20 Jan 2026)

  Changed paths:
    M common/src/dyn_register.h

  Log Message:
  -----------
  Update REG_COUNT_WIDTH to 5

GFX908 can have upto 16-sized SGPR blocks



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 0d8f51: Update REG_COUNT_WIDTH to 5, Ronak Chauhan <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 510156: [AMDGPU] Use register blocks in emitter, Ronak Chauhan
Next by Date:  [DynInst_API:] [dyninst/dyninst] f05d3c: [AMDGPU][GFX908] Begin using new Register type for..., Ronak Chauhan
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 0cfcf2: Preliminary work for AMDGPU codegen (#1987), Ronak Chauhan
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 0f5cc1: Fix test timeout, wxrdnx
Indexes:  [Date] [Thread]