Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 0ff95c: Don't run riscv instruction decode tests unless de...

Date: Thu, 08 Jan 2026 17:26:04 -0800
From: Tim Haines <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 0ff95c: Don't run riscv instruction decode tests unless de... 
  Branch: refs/heads/thaines/check_riscv_decode_tests
  Home:   https://github.com/dyninst/dyninst
  Commit: 0ff95c49ef28949e92a60e0c055ada75d337acc2
      https://github.com/dyninst/dyninst/commit/0ff95c49ef28949e92a60e0c055ada75d337acc2
  Author: Tim Haines <thaines.astro@xxxxxxxxx>
  Date:   2026-01-08 (Thu, 08 Jan 2026)

  Changed paths:
    M tests/integration/CMakeLists.txt

  Log Message:
  -----------
  Don't run riscv instruction decode tests unless decoder is present



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 0ff95c: Don't run riscv instruction decode tests unless de..., Tim Haines <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 9f597e: Remove ARM ISA spec files, Tim Haines
Next by Date:  [DynInst_API:] [dyninst/dyninst] 21d361: Display full instruction bytes in codeGen::format, Tim Haines
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 0cfcf2: Preliminary work for AMDGPU codegen (#1987), Ronak Chauhan
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 1c1b86: Remove CLEAR_BITS, SET_VALUE, CHECK_WIDTH macros, ..., Ronak Chauhan
Indexes:  [Date] [Thread]