| Date: | Wed, 29 Oct 2025 12:44:37 -0700 |
|---|---|
| From: | wxrdnx <noreply@xxxxxxxxxx> |
| Subject: | [DynInst_API:] [dyninst/dyninst] 05f40d: Use sizeof(attr_section_size) instead of sizeof(int) |
Branch: refs/heads/angushe/riscv-elf-parsing Home: https://github.com/dyninst/dyninst Commit: 05f40d3fee8f9f44f1ec6fcc6c65a0a5aa153311 https://github.com/dyninst/dyninst/commit/05f40d3fee8f9f44f1ec6fcc6c65a0a5aa153311 Author: wxrdnx <67510189+wxrdnx@xxxxxxxxxxxxxxxxxxxxxxxx> Date: 2025-10-29 (Wed, 29 Oct 2025) Changed paths: M symtabAPI/src/Object-elf.C Log Message: ----------- Use sizeof(attr_section_size) instead of sizeof(int) Co-authored-by: Tim Haines <thaines.astro@xxxxxxxxx> To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [DynInst_API:] [dyninst/dyninst] 6a3d36: Avoid copy for `riscv_extension_string`, wxrdnx |
|---|---|
| Next by Date: | [DynInst_API:] [dyninst/dyninst] bbd9e5: Use not equals for strcmp, wxrdnx |
| Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 0599d2: Add RISC-V instruction mnemonics and registers, wxrdnx |
| Next by Thread: | [DynInst_API:] [dyninst/dyninst] 060ce8: Add ROSE register tests for aarch64, Tim Haines |
| Indexes: | [Date] [Thread] |