Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 4481c1: Change x86 categories to RISC-V

Date: Wed, 03 Sep 2025 18:53:45 -0700
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 4481c1: Change x86 categories to RISC-V 
  Branch: refs/heads/angushe/riscv-symtab-api
  Home:   https://github.com/dyninst/dyninst
  Commit: 4481c117d7027a3fd21c7aac5d5a59e0312e8491
      https://github.com/dyninst/dyninst/commit/4481c117d7027a3fd21c7aac5d5a59e0312e8491
  Author: wxrdnx <67510189+wxrdnx@xxxxxxxxxxxxxxxxxxxxxxxx>
  Date:   2025-09-03 (Wed, 03 Sep 2025)

  Changed paths:
    M common/h/registers/riscv64_regs.h

  Log Message:
  -----------
  Change x86 categories to RISC-V

Co-authored-by: kupsch <kupsch@xxxxxxxxxxx>



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 4481c1: Change x86 categories to RISC-V, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 63f574: Add floating point register aliases, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 723987: Limit comments to 80 columns, wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 44599c: CMake: update detection of 32-bit runtime (#1968), Tim Haines
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 4489cd: Fix ROSE register conversions for aarch64 (#1852), Tim Haines
Indexes:  [Date] [Thread]