Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] c3c735: Add RISC-V PLT entry size

Date: Wed, 27 Aug 2025 12:22:32 -0700
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] c3c735: Add RISC-V PLT entry size 
  Branch: refs/heads/angushe/riscv-symtab-api
  Home:   https://github.com/dyninst/dyninst
  Commit: c3c7355678776476bef017d165995515aa608257
      https://github.com/dyninst/dyninst/commit/c3c7355678776476bef017d165995515aa608257
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-08-27 (Wed, 27 Aug 2025)

  Changed paths:
    M symtabAPI/src/Object-elf.C

  Log Message:
  -----------
  Add RISC-V PLT entry size



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] c3c735: Add RISC-V PLT entry size, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] fb7b30: Add riscv64.h in dwarf/CMakeLists.txt, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 961b56: Add RISC-V specific ELF parsing, wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] c3402f: [AMDGPU] Don't have conditionally visible private ..., Ronak Chauhan
Next by Thread:  [DynInst_API:] [dyninst/dyninst] c3caaf: fix register map for gfx940, bbiiggppiigg
Indexes:  [Date] [Thread]