| Date: | Fri, 30 May 2025 05:56:56 -0700 | 
|---|---|
| From: | wxrdnx <noreply@xxxxxxxxxx> | 
| Subject: | [DynInst_API:] [dyninst/dyninst] 645c93: Correct storing registers in emitCall | 
Branch: refs/heads/angushe/riscv-codegen Home: https://github.com/dyninst/dyninst Commit: 645c934728b431049975a5ba470948b08acd24ae https://github.com/dyninst/dyninst/commit/645c934728b431049975a5ba470948b08acd24ae Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-05-30 (Fri, 30 May 2025) Changed paths: M dyninstAPI/src/inst-riscv64.C Log Message: ----------- Correct storing registers in emitCall To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications  | 
| [← Prev in Thread] | Current Thread | [Next in Thread→] | 
|---|---|---|
  | ||
| Previous by Date: | [DynInst_API:] [dyninst/dyninst] c1b3aa: Correct storing registers in emitCall, wxrdnx | 
|---|---|
| Next by Date: | [DynInst_API:] [dyninst/dyninst] 720b76: Correct storing registers in emitCall, wxrdnx | 
| Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 6402e7: Readd disappeared codegen in aarch64, wxrdnx | 
| Next by Thread: | [DynInst_API:] [dyninst/dyninst] 649a5b: Use x86_regpos_dword for x86/x86_64 segment register, Tim Haines | 
| Indexes: | [Date] [Thread] |