Mailing List ArchivesAuthenticated access |
![[Computer Systems Lab]](http://www.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesAuthenticated access |
|
| Date: | Sat, 03 May 2025 16:50:19 -0700 |
|---|---|
| From: | wxrdnx <noreply@xxxxxxxxxx> |
| Subject: | [DynInst_API:] [dyninst/dyninst] 5ed66d: Fix sign extension assertions |
Branch: refs/heads/angushe/riscv Home: https://github.com/dyninst/dyninst Commit: 5ed66d82d282888a42e9515c9bfa543401b5d426 https://github.com/dyninst/dyninst/commit/5ed66d82d282888a42e9515c9bfa543401b5d426 Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-05-03 (Sat, 03 May 2025) Changed paths: M common/src/arch-riscv64.h M dyninstAPI/src/BPatch_memoryAccessAdapter.C M dyninstAPI/src/codegen-riscv64.C M dyninstAPI/src/codegen-riscv64.h M dyninstAPI/src/inst-riscv64.C Log Message: ----------- Fix sign extension assertions To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | [DynInst_API:] [dyninst/dyninst] 83b9a0: Implement emitCall, wxrdnx |
|---|---|
| Next by Date: | [DynInst_API:] 2025 Scalable Tools Workshop: registration and presentations, BARTON MILLER |
| Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 5db1d0: Add RISC-V Long Branch, wxrdnx |
| Next by Thread: | [DynInst_API:] [dyninst/dyninst] 5ee27b: Separate usage of aarch64 pstate and nzcv flag reg..., Tim Haines |
| Indexes: | [Date] [Thread] |