Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 9f713e: Fix ppc return instruction semantics

Date: Sun, 16 Mar 2025 23:19:55 -0700
From: Tim Haines <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 9f713e: Fix ppc return instruction semantics 
  Branch: refs/heads/thaines/ppc_return_semantics
  Home:   https://github.com/dyninst/dyninst
  Commit: 9f713e0e0bb0e98cf2dd000c75d04d6c6082c7d6
      https://github.com/dyninst/dyninst/commit/9f713e0e0bb0e98cf2dd000c75d04d6c6082c7d6
  Author: Tim Haines <thaines.astro@xxxxxxxxx>
  Date:   2025-03-17 (Mon, 17 Mar 2025)

  Changed paths:
    M instructionAPI/src/InstructionDecoder-power.C

  Log Message:
  -----------
  Fix ppc return instruction semantics

This should have been part of 64499aa304.



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 9f713e: Fix ppc return instruction semantics, Tim Haines <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] d1d395: Fix ROSE register size for ppc64 CR registers, Tim Haines
Next by Date:  [DynInst_API:] [dyninst/dyninst] b458ad: Fix ROSE register size for ppc64 CR registers (#1928), Tim Haines
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 9f2618: Add RISC-V instruction mnemonics and registers, wxrdnx
Next by Thread:  [DynInst_API:] [dyninst/dyninst] a092b7: Fix rose register conversion for aarch64, Tim Haines
Indexes:  [Date] [Thread]