Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] d5c7f6: Fix jr instruction and incorrect fp

Date: Sat, 22 Feb 2025 14:16:02 -0800
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] d5c7f6: Fix jr instruction and incorrect fp 
  Branch: refs/heads/angushe/riscv
  Home:   https://github.com/dyninst/dyninst
  Commit: d5c7f6af00cece91d9d4768cc143470c754437dd
      https://github.com/dyninst/dyninst/commit/d5c7f6af00cece91d9d4768cc143470c754437dd
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-02-22 (Sat, 22 Feb 2025)

  Changed paths:
    M dataflowAPI/rose/semantics/DispatcherRiscv64.C
    M dataflowAPI/src/RoseInsnFactory.C
    M dyninstAPI/src/Relocation/Transformers/Movement-adhoc.C
    M dyninstAPI/src/registerSpace.h
    M instructionAPI/src/InstructionDecoder-riscv64.C

  Log Message:
  -----------
  Fix jr instruction and incorrect fp



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] d5c7f6: Fix jr instruction and incorrect fp, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 64c1d1: Add register massaging to jalr, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 8de35c: Revert wrong readRegister fix, wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] d5bb54: Fix AMDGPU rose to use explicit operands (#1871), bbiiggppiigg
Next by Thread:  [DynInst_API:] [dyninst/dyninst] d67c49: Treat ppc64 vector registers as FPRs for ROSE, Tim Haines
Indexes:  [Date] [Thread]