Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] f36c61: Finish emit-riscv64.C

Date: Fri, 07 Feb 2025 20:20:03 -0800
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] f36c61: Finish emit-riscv64.C 
  Branch: refs/heads/angushe/riscv
  Home:   https://github.com/dyninst/dyninst
  Commit: f36c614ead3cfcc75670a73683961f91a5253a92
      https://github.com/dyninst/dyninst/commit/f36c614ead3cfcc75670a73683961f91a5253a92
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-02-07 (Fri, 07 Feb 2025)

  Changed paths:
    M dyninstAPI/src/codegen-riscv64.C
    M dyninstAPI/src/codegen-riscv64.h
    M dyninstAPI/src/emit-riscv64.C
    M dyninstAPI/src/inst-riscv64.C

  Log Message:
  -----------
  Finish emit-riscv64.C



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] f36c61: Finish emit-riscv64.C, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] eeac56: Finish emit-riscv64.C, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] 5b4414: Finish inst-riscv64.C except for emitR, wxrdnx
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] f2e371: Don't know why I missed getRelTypeByElfMachine, wxrdnx
Next by Thread:  [DynInst_API:] [dyninst/dyninst] f380ec: Use correct ppc32/64 base registers in MachRegiste..., Tim Haines
Indexes:  [Date] [Thread]