[DynInst_API:] [dyninst/dyninst] e82d22: refactor amdgpu register handling (#1884)

[bbiiggppiigg <noreply@xxxxxxxxxx>]

  Branch: refs/heads/master
  Home:   https://github.com/dyninst/dyninst
  Commit: e82d221d122953de46915468fc5b16894a272ffe
      https://github.com/dyninst/dyninst/commit/e82d221d122953de46915468fc5b16894a272ffe
  Author: bbiiggppiigg <bbiiggppiigg@xxxxxxxxx>
  Date:   2025-01-30 (Thu, 30 Jan 2025)

  Changed paths:
    M common/h/registers/AMDGPU/amdgpu_gfx908_regs.h
    M common/h/registers/AMDGPU/amdgpu_gfx90a_regs.h
    M common/h/registers/AMDGPU/amdgpu_gfx940_regs.h
    M dataflowAPI/rose/registers/amdgpu.h
    M dataflowAPI/rose/semantics/Registers.C
    M dataflowAPI/rose/semantics/SymEvalSemantics.C
    M external/rose/amdgpuInstructionEnum.h

  Log Message:
  -----------
  refactor amdgpu register handling (#1884)

* Temporary fix for handling VCC in Rose Conversion

* Fix Register handling for AMDGPU

1. Unify register definitions for GFX908 with 90A and 940
  a. Separate WAITCNT into a separate register class
  b. Move SCC into MISC class
  c. Fix wrong index number for hw_reg_ib_sts
2. Update rose AMDGPU enum to reflect the relavnt changes
  a. Each MISC type register should have a minor enum value matching
  its index number
3. Update the register descriptor creation logic casting the index
4. Update the register conversion logic in rose
  a. Remove the case for hardware register as scc is moved to MISC
  b. Add the case for handling the MISC registers

* Fix the register definition of src_scc



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications