Date: | Wed, 29 Jan 2025 08:33:10 -0800 |
---|---|
From: | bbiiggppiigg <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] bd8f54: Fix the register definition of src_scc |
Branch: refs/heads/bbiiggppiigg/refactor-amdgpu-register-handling Home: https://github.com/dyninst/dyninst Commit: bd8f54a31f3849bbcc66f801d73c029e90c1cb7e https://github.com/dyninst/dyninst/commit/bd8f54a31f3849bbcc66f801d73c029e90c1cb7e Author: wuxx1279 <bbiiggppiigg@xxxxxxxxx> Date: 2025-01-29 (Wed, 29 Jan 2025) Changed paths: M common/h/registers/AMDGPU/amdgpu_gfx908_regs.h M common/h/registers/AMDGPU/amdgpu_gfx90a_regs.h M common/h/registers/AMDGPU/amdgpu_gfx940_regs.h M dataflowAPI/rose/semantics/Registers.C Log Message: ----------- Fix the register definition of src_scc To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] d429c6: Add RISC-V instruction mnemonics and registers, wxrdnx |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] d7a9ac: isGeneralPurpose - add stub, Tim Haines |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] bd28cd: Add RISC-V instruction mnemonics and registers, wxrdnx |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] c170e4: Use MachRegister::isFlag in RegisterAST::isFlag (#..., Tim Haines |
Indexes: | [Date] [Thread] |