Date: | Mon, 27 Jan 2025 20:28:03 -0800 |
---|---|
From: | wxrdnx <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] 7aeac0: Add RISC-V jump instruction generation |
Branch: refs/heads/angushe/riscv Home: https://github.com/dyninst/dyninst Commit: 7aeac0b8412d55c9900e77fb486efca97c8e3d9e https://github.com/dyninst/dyninst/commit/7aeac0b8412d55c9900e77fb486efca97c8e3d9e Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx> Date: 2025-01-27 (Mon, 27 Jan 2025) Changed paths: M dyninstAPI/src/codegen-riscv64.C M dyninstAPI/src/codegen-riscv64.h Log Message: ----------- Add RISC-V jump instruction generation To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] 5b26ca: Rebase and fix code generation, wxrdnx |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst], Tim Haines |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 7a47ff: Fix transitive include breakages, Tim Haines |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] 7af2ae: Remove string conversion functions in common/util, Tim Haines |
Indexes: | [Date] [Thread] |