Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] bbdf94: Optimize addi Code Generation

Date: Mon, 20 Jan 2025 18:57:25 -0800
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] bbdf94: Optimize addi Code Generation 
  Branch: refs/heads/angushe/riscv
  Home:   https://github.com/dyninst/dyninst
  Commit: bbdf94aaba7f5425ddeb5a6e9c7bba3151586033
      https://github.com/dyninst/dyninst/commit/bbdf94aaba7f5425ddeb5a6e9c7bba3151586033
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-01-20 (Mon, 20 Jan 2025)

  Changed paths:
    M dyninstAPI/src/codegen-riscv64.C
    M dyninstAPI/src/codegen-riscv64.h

  Log Message:
  -----------
  Optimize addi Code Generation



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] bbdf94: Optimize addi Code Generation, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 8c1313: Add RISC-V instruction mnemonics and registers, wxrdnx
Next by Date:  [DynInst_API:] [dyninst/dyninst] c4b4e3: Import unit tests, Tim Haines
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] ba803e: Fix rose handling of arm instructions (#1895), bbiiggppiigg
Next by Thread:  [DynInst_API:] [dyninst/dyninst] bc6305: Update base registers for amdgpu_gfx908, Tim Haines
Indexes:  [Date] [Thread]