Date: | Thu, 16 Jan 2025 10:28:23 -0800 |
---|---|
From: | bbiiggppiigg <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] 35f2f5: Add Invalid OP entry and handling for AMDGPU |
Branch: refs/heads/bbiiggppiigg/add_invalid_op Home: https://github.com/dyninst/dyninst Commit: 35f2f535f70c7b7a58e50bce16541bc5a2a4ff23 https://github.com/dyninst/dyninst/commit/35f2f535f70c7b7a58e50bce16541bc5a2a4ff23 Author: wuxx1279 <bbiiggppiigg@xxxxxxxxx> Date: 2025-01-16 (Thu, 16 Jan 2025) Changed paths: M common/h/mnemonics/AMDGPU/gfx908_entryIDs.h M common/h/mnemonics/AMDGPU/gfx90a_entryIDs.h M common/h/mnemonics/AMDGPU/gfx940_entryIDs.h M instructionAPI/src/Instruction.C Log Message: ----------- Add Invalid OP entry and handling for AMDGPU To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] Save the date: 2025 Scalable Tools Workshop, BARTON MILLER |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] bc9524: Add missing invalid mnemonics, Tim Haines |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 358744: Fix misspelling of DYNINST_ARCH_riscv64, wxrdnx |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] 3742fe: Add RISC-V initialize64, wxrdnx |
Indexes: | [Date] [Thread] |