Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] a11ded: Add Load Immediate

Date: Sun, 12 Jan 2025 22:26:14 -0800
From: wxrdnx <noreply@xxxxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] a11ded: Add Load Immediate 
  Branch: refs/heads/angushe/riscv
  Home:   https://github.com/dyninst/dyninst
  Commit: a11ded5e3724d4a2544f70958c528bf2a114762a
      https://github.com/dyninst/dyninst/commit/a11ded5e3724d4a2544f70958c528bf2a114762a
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2025-01-13 (Mon, 13 Jan 2025)

  Changed paths:
    M dyninstAPI/src/codegen-riscv64.C
    M dyninstAPI/src/codegen-riscv64.h

  Log Message:
  -----------
  Add Load Immediate



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] a11ded: Add Load Immediate, wxrdnx <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] bc6305: Update base registers for amdgpu_gfx908, Tim Haines
Next by Date:  [DynInst_API:] [dyninst/dyninst] 193ea0: Handle all architectures in MachRegister::getSysca..., Tim Haines
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] a10a2d: Fix rose register conversion for x86/x86_64 (#1853), Tim Haines
Next by Thread:  [DynInst_API:] [dyninst/dyninst] a34c32: Fix missing parnetheses, wxrdnx
Indexes:  [Date] [Thread]