Date: | Sat, 28 Dec 2024 11:22:27 -0800 |
---|---|
From: | Tim Haines <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] 1d20f0: Fix non-unique AMDGPU registers |
Branch: refs/heads/thaines/amdgpu_machreg_uniqueness Home: https://github.com/dyninst/dyninst Commit: 1d20f0ca9d5095b8ba46cd529916a92045237df8 https://github.com/dyninst/dyninst/commit/1d20f0ca9d5095b8ba46cd529916a92045237df8 Author: Tim Haines <thaines.astro@xxxxxxxxx> Date: 2024-12-28 (Sat, 28 Dec 2024) Changed paths: M common/h/registers/AMDGPU/amdgpu_gfx908_regs.h M common/h/registers/AMDGPU/amdgpu_gfx90a_regs.h M common/h/registers/AMDGPU/amdgpu_gfx940_regs.h Log Message: ----------- Fix non-unique AMDGPU registers To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] 0cf8d6: Correctly handle IP/PC for x86_64, Tim Haines |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst], Tim Haines |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 1d114a: Implemented MachRegister::getBaseRegister for aarch64, Tim Haines |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] 1ddbf1: Fix register calculation in parse_func::calcUsedRe..., Tim Haines |
Indexes: | [Date] [Thread] |