Date: | Thu, 26 Dec 2024 13:30:03 -0800 |
---|---|
From: | Tim Haines <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] 1b4d57: Unify valid instruction detection |
Branch: refs/heads/thaines/unify_valid_instruction Home: https://github.com/dyninst/dyninst Commit: 1b4d57254df741e9b7ad2e3cc3f90faa822d9343 https://github.com/dyninst/dyninst/commit/1b4d57254df741e9b7ad2e3cc3f90faa822d9343 Author: Tim Haines <thaines.astro@xxxxxxxxx> Date: 2024-12-26 (Thu, 26 Dec 2024) Changed paths: M instructionAPI/doc/API/Instruction.tex M instructionAPI/src/Instruction.C M parseAPI/src/IA_IAPI.C M parseAPI/src/IndirectAnalyzer.C Log Message: ----------- Unify valid instruction detection These only detect actual decode failures on x86. 'isValid' was added by 410f34166 in 2008 and 'isLegalInsn' by b490edd40 in 2009. It's unclear why the latter was needed. To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] 9d6c64: add RISC-V instruction mnemonics and registers, wxrdnx |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] 691c81: add RISC-V instruction mnemonics and registers, wxrdnx |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] 1a1420: [AMDGPU] Implement insnCodeGen::generateNOOP, Ronak Chauhan |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] 1c8541: fix testsuite define again, bbiiggppiigg |
Indexes: | [Date] [Thread] |