[DynInst_API:] [dyninst/dyninst] 0b0591: add RISC-V instruction mnemonics and registers

[wxrdnx <noreply@xxxxxxxxxx>]

  Branch: refs/heads/angushe/riscv-symtab-api
  Home:   https://github.com/dyninst/dyninst
  Commit: 0b0591c8f8715a8725d629a4b58768b0719f38c5
      https://github.com/dyninst/dyninst/commit/0b0591c8f8715a8725d629a4b58768b0719f38c5
  Author: wxrdnx <wxrdnx@xxxxxxxxxxxxxx>
  Date:   2024-12-20 (Fri, 20 Dec 2024)

  Changed paths:
    M common/CMakeLists.txt
    M common/h/Architecture.h
    M common/h/dyn_regs.h
    M common/h/entryIDs.h
    A common/h/mnemonics/riscv64_entryIDs.h
    A common/h/registers/riscv64_regs.h
    M common/src/registers/MachRegister.C
    M dataflowAPI/src/ExpressionConversionVisitor.C
    M dwarf/src/dwarfHandle.C
    M elf/src/Elf_X.C
    A external/rose/riscv64InstructionEnum.h
    M instructionAPI/capstone/import_mnemonics.py
    A instructionAPI/capstone/riscv64/mnemonics.py
    A instructionAPI/capstone/riscv64/registers.py
    M instructionAPI/src/interrupts.C
    M instructionAPI/src/syscalls.C
    M parseAPI/src/SymbolicExpression.C
    M proccontrol/src/process.C

  Log Message:
  -----------
  add RISC-V instruction mnemonics and registers



To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications