Date: | Fri, 07 Jun 2024 11:14:40 -0700 |
---|---|
From: | Dmitry Koltunov <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] d6e393: x86: correctly decode 32 and 64 bit arguments of A... |
Branch: refs/heads/master Home: https://github.com/dyninst/dyninst Commit: d6e3937326b73d8b20ae6d5d4d090b76148dcff9 https://github.com/dyninst/dyninst/commit/d6e3937326b73d8b20ae6d5d4d090b76148dcff9 Author: Dmitry Koltunov <koltunov@xxxxxxxxx> Date: 2024-06-07 (Fri, 07 Jun 2024) Changed paths: M common/src/arch-x86.C M instructionAPI/src/InstructionDecoder-x86.C Log Message: ----------- x86: correctly decode 32 and 64 bit arguments of AVX instructions (#1759) Some combinations of operand types resulted in ModRM not being read. Read ModRM when we encounter an operand that references r/m field. Fill REX fields from VEX prefix so that we can choose correct argument size in decodeAVX function. Signed-off-by: koltunov <koltunov@xxxxxxxxx> To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] ba75c6: x86: handle UD0 and UD1 instructions (#1756), Kirill Batuzov |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] 43b757: x86: add support for decoding multiple instruction..., Dmitry Koltunov |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] d6154c: Fix transitive includes from MachRegister.h (#1837), Tim Haines |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] d6f3f6: Remove insnCodeGen::ptrAndInc, Tim Haines |
Indexes: | [Date] [Thread] |